In this paper, we present the design of an M-ary direct sequence spread spectrum receiver employing a novel CodePhase-Shift Keying (CPSK) signaling scheme, with each of the M signaling waveforms derived from a different phase shft of a single pseudonoise sequence. The receiver consists of an IF demodulator and a CPSK baseband decoder, implemented using discrete components and a FPGA chip, respectively. A modfied double-dwell serial search scheme is used for data acquisition and tracking, and the carrier-phase synchronization is solved by a Costas loop in the IF demodulator and a double threshold detection scheme in the CPSK decoder. Measurements of receiver performance are presented and compared with theoretical calculations.
Introduction
Currently, commercially available radio transceivers employing conventional direct sequence spread spectrum (DS/SS) signaling scheme provide a data throughput up to 2 Mbitsls, limited by the available frequency bandwidth. The processing gain, defined by the ratio of bandwidth after and before the data signal is spread by a code sequence, is an important parameter affecting the performance of a SS system. Higher processing gain results in higher interference immunity. However, the data throughput is decreased correspondingly. One way to improve the throughput is to use an M-ary SS scheme in which different pseudo noise (l") sequences are used to encode several data bits for transmissions [ 3 ] . However, this scheme has a drawback in that the PN codes may interfere with each other resulting in degraded bit error rate @ER) performance. Although orthogonal maximal length PN sequences can be used, the number of available sequences for any given code length is limited. Another drawback is the need of extra hardware to generate different PN codes. To minimize these drawbacks, a novel M-ary SS signalling scheme, known as code-phase-shift keying (CPSK) has been proposed [I] . Previous performance evaluations [I] and implementation using DSP techniques [2] have confirmed the CPSK scheme to be practical while enhancing data throughput relative to conventional DS/SS schemes. However, the cost of building a CPSK transceiver (or modem) using DSP boards is too expensive and the data throughput is too low if it is to be commercialized. Thus, an alternative approach to build a cost-reduced CPSK modem is necessary.
In this paper, we present the design and implementation of a CPSK receiver which consists of an IF demodulator with a Costas loop and a FPGA-based CPSK decoder. A FPGA chip is used to minimize the number of logic components and ease system reconfiguration for different symbol sizes and PN code lengths. To evaluate the receiver performance, extensive symbol error rate (SER) measurements in the presence of additive white Gaussian noise (AWGN) and jamming from another CPSK transmitter are conducted, and the resulting BER vs. signal to noise ratio ( S N R ) curves are compared with those of an ideal receiver.
The Code-Phase-Shift Keying Signaling Scheme
A CPSK transmitter is shown in Figure 1 The received signal .(t) = s(t) + j ( r ) + n(t) at the input of the receiver with jamming and noise is fed into a bank of M correlators as shown in Figure 2 . The decision device locates the correlator which gives the largest output and selects the corresponding symbol for parallel-to-serial decoding into the output data. The symbol error rate (SER) in AWGN with zero mean and two sided spectral density No/2 is:
The detail calculation of the above error probability can be found in [I]. Results in [I] show that the performance of CPSK is similar to M-FSK, in that power efficiency increases with M.
When k 2 3 , CPSK requires a lower E,/No than BPSK at any given BER. For example, at BER=10-5, Eb/No = 9.5 dB for BPSK-DS/SS while E b / N o w S . 3 dB, 7.3 dB, 6.7 dB, and 6 dB with k = 3, 4, 5, and 6, respectively for CPSK. Therefore, at k = 6, the power saving for CPSK is 3.5 dB. Moreover, the bandwidth of CPSK is dependent on the spreading gain but not M and the bandwidth efficiency can be increased by increasing M (i.e. the number of different code-phases).
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Figure 2: The CPSK Receiver
CPSK Receiver Implementation
The implementation of the CPSK receiver consists of an IF demodulator assembled with discrete components, and a CPSK decoder built with a FPGA chip. In order to read the received data into a PC, a PC interface consisting of some simple logic circuits and some FIFO memory is also implemented. As with conventional DS/SS systems, carrier phase and PN code phase synchronization are two important issues to be addressed in the design of the CPSK receiver. Canier phase synchronization is solved by employing a Costas loop [7] in the demodulator to lock the carrier phase and limit the phase uncertainty to either 0 or 180 degrees. The uncertainty is then completely resolved by using double thresholds in the CPSK decoder. A modified double dwell serial search scheme with a tracking loop is employed in the CPSK decoder to achieve PN code phase synchronization [3] [6] . The design of the IF demodulator and the CPSK decoder are discussed in more detail in the following two subsections.
The IF Demodulator
The block diagram for the IF demodulator is shown in Figure   3 . The received RF signal is demodulated into In-phase (I) and Quadrature-phase (Q) components which are then filtered by a 11 MHz low pass filter to suppress harmonics above 11 MHz.
The cut-off frequency is selected to allow the chip rate of the PN code to be increased up to 4 Mcps in the future [SI. The filtered signals are amplified and level shifted to the range required by the A/D converter which is between 0 and 2V. A second stage first order low pass active filter is combined with the gain stage to provide dominant pole cutoff at a calculated optimal frequency cutoff point to maximize signal to noise ratio The feedback part of the Costas loop is formed by a four quadrant multiplier and a VCO. The I and Q signals directed at the ADC are filtered and fed into the multiplier. The analog multiplier output is gain adjusted and level shifted to provide a control signal to the VCO centred at 140 MHz which in turn provides the LO signal required for demodulation. The demodulated signal are then band-pass filtered and fed into a 
The CPSK Baseband Decoder
The CPSK decoder receives the digital data from the I channel A D output of the IF demodulator and decodes the signal using the scheme shown in Figure 2 . Although the decoding process is done digitally, the master clock needs to be adjusted by some analog circuits in order to maintain continuous tracking. Therefore, the CPSK decoder is composed of a digital section implemented in a Xilinx 4010 FPGA device [9] , and an analog section implemented with discrete components. The FPGA is programmed using the Cadence System [lo]. The block diagram of the CPSK decoder is shown in Figure 4 . The decoder is designed to decode CPSK signals with a PN sequence length of 127 and word (symbol) size of 3. Therefore a 127-stage shift register fed by a PN code generator is used to provide PN codes with different phase shifts. 8 correlators are used to detect the 8 different values of a 3-bit word. The outputs of the correlators are then fed into 8 threshold devices and a decision device for changing the state of the system (by a search lock logic module which is discussed in Section 3.2.2), and locating the correlator which gives the largest correlated output. During acquisition, the PN sequence is shifted half a chip every PN code cycle by the clock shift module. When the system is in tracking mode, a pair of early and late correlators and a 16-bit subtractor are used to determine the phase difference of the incoming signal and the local PN code. The difference is DIA converted and fed to a voltage controlled oscillator (VCO) that adjusts the master clock phase continuously. The details of the design of each sub-module of the decoder can be found in [4] . Some highlights of the design of the decoder are described in the following subsections.
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Figure 4: The CPSK Decoder
The Digital Correlator with Double Threshold Detector
Since a PN sequence consists of only +1 and -1 values, the digital correlation of the received digitized signal from the IF demodulator and the PN sequence is implemented by a 16-bit accumulator with increment and decrement capability. To save the available resource in the FPGA chip, the circuit is simplified by adding offset values to the accumulator prior to correlation so that the handling of negative numbers is avoided. Consequently, the same offset is added to the threshold detector for proper detection.
The double threshold detector is used to determine when the received signal is in synchronization with the local PN sequence. The major component in the detector is a 16-bit digital comparator which compares the correlated values with two threshold values, thu and thl. Since the received signal from the IF demodulator has a 180 degree phase uncertainty, the correlation with the local PN sequence will give a value higher than thu or lower than thl when the signal is in synchronization with the local PN sequence as shown in Figure 5 A-lE02 
The Search Lock Logic Module
The search lock logic is implemented using a modified double dwell serial search scheme as shown in Figure 6 . Aql, aq2, lockl, and lock2 are 4 possible states of the decoder. The system starts in the first dwell state (aql). The local PN code slides half a chip every cycle, until one of the 8 correlator outputs exceeds the predetermined threshold (hit1 = 1). The system then switches to the second dwell state (aq2) and correlates for another cycle. If, again, the output of the same correlator exceeds the threshold (hit2 =1), the decoder is said to be synchronized and the system advances to the tracking state (lockl). Otherwise, the system switches back to the first dwell state (aql) and the clock shifts half a chip again after each PN cycle and the acquisition process is repeated In the tracking mode (lockl), the master clock phase is adjusted continuously by the VCO and the threshold detector keeps on monitoring the outputs from the correlators. If none of them exceeds the threshold (hit 2 = 0), the system will go to the second lock state (lock2) and continue to decode data. The system will go back to lockl if the next correlation exceeds the threshold (hit2 = 1). Otherwise, tracking is considered to be lost and the system switches back to the very first acquisition state (aql). The state lock2 is inserted to reduce the chance of losing tracking in a very noisy environment.
BER Performance in AWGN
The measured BER performance of the receiver under AWGN is compared with theoretical values as calculated from (2) in Figure 7 . The error bar at each data point indicates the 95% confidence interval of the experimental measurement. When the BER is high (at the order of IO"), the deviation of the measured values from the corresDonding theoretical value is around 1.75 dB. As the S/N increases, the performance degradation gradually increases to about 2.2 dB at a BER of about loe6. The contributions to the degradation include the quantization of signal, the use of digital filters in the correlator, using a 8-bit D/ A converter to control the VCO that supplies the master clock, and the instability of the Costas loop in the presence of noise. 
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The performance is measured when the transmitter is sending pre-defined data pattems while the jammer is sending a purely zero data pattem. The carriers are generated by 2 separate RF generators. This makes the jamming a realistic situation where the transmitter and jammers are not synchronized. The computer compares the data values decoded at the receiver (using the PC Interface) with the pre-defined data pattern to quantlfy the effect of the jammer on the BER. Four sets of measurements at SNRs of 12.8, 13.8, 14.8, and 15.8 dB were taken with different jamming levels and the respective BER curves are plotted in Figure  8 . In general, the BER increases with the jamming level and as the S N R decreases, the system is more tolerant to the jamming signal. When the jamming signal is absent, the BER is around 2..5~10-~ at an SNR of 15.8 dB as shown in Figure 5 .3. With the introduction of the jammer with JSR at -8.5 dB, the BER is raised to 2.5 XlO". Any further increase in jamming signal will make the decoder unable to maintain tracking.
Conclusions
We have presented the design and implementation of a CPSK receiver consisting of an IF demodulator implemented with discrete components and a CPSK decoder built with a FPGA chip. The camer phase synchronization problem has been solved by using a Costas loop in the demodulator followed by a double threshold detector in the CPSK decoder. The chip synchronization which includes acquisition and tracking, is governed by a modified double dwell serial search scheme. A Xilinx 4010 FPGA chip has been used to implement the CPSK decoder so as to minimize the number of components needed and ease system
